



AUGUST 6-7, 2025
MANDALAY BAY / LAS VEGAS

Racing for Privilege

Leaking memory on any Intel processor with a microarchitectural race condition

Sandro Rügge & Johannes Wikner



Sandro
PhD student

Wanted to defend,
ended up attacking.




Kaveh
Professor



Johannes
PhD Graduate
Speculative execution vulnerabilities
Retbleed, Phantom (e.g., Branch Type
Confusion), Inception (SRSO)

back in 2017...

A new paradigm exploitation ...







SPECTRE



Zen 5 Core

Zen 5 Core

Zen 5 Core

Zen 5 Core

Zen 5 Core

Zen 5 Core

Zen 5 Core

L3\$
32MB


SMU/Power Management and I/O Interconnect


Test/Debug

IFOP PHY

IFOP PHY

Two IFOP PHYs combine to form a GMI3-Wide Link
(Available on some SPYCs)





L1d\$ 48KB

L2 Cache 1/2
512KB

L2\$ Tags

L2 Cache 1/2
512KB

Branch
Predictor

L2 BTB?
8K Entries

L1 BTB?
16K Entries

L1i\$ 32KB

BRANCH TARGET PREDICTIONS

CACHES

CPU CORE

Program 1

`jmp reg`

BRANCH TARGET PREDICTIONS



CACHES

Program 1


`mov reg, [mem]`

BRANCH TARGET PREDICTIONS



CACHES






Program 2

jmp... mov... mov... jmp... etc

BRANCH TARGET PREDICTIONS



CACHES



OS/kernel (ring 0)

jmp... mov... mov... jmp... etc

BRANCH TARGET PREDICTIONS



CACHES




VMM ("ring -1")

`jmp... mov... mov... jmp... etc`

VMM ("ring -1")


`jmp... mov... mov... jmp... etc`

BRANCH TARGET PREDICTIONS



CACHES

The diagram illustrates a sequence of cache states. It consists of eight squares arranged in a zig-zag pattern on a light gray background. The squares are colored as follows: white, brown, purple, purple, black, black, black, and black. The first square is white. The second square is brown and is taller than the first. The third square is purple. The fourth square is purple. The fifth square is black. The sixth square is black. The seventh square is black. The eighth square is black.




Program 1

```
mov reg, [mem]
```

BRANCH TARGET PREDICTIONS



CACHES



Program 1

`mov reg, [mem]`



L1\$ is tagged by the full¹
physical memory address!

BRANCH TARGET PREDICTIONS




CACHES






So what? It's a design choice.




Program 1

`mov ...; jmp ...`

BRANCH TARGET PREDICTIONS



CACHES



**Inject
prediction**

Program 1

`jmp reg`

BRANCH TARGET PREDICTIONS



CACHES

**Inject
prediction**

**Prime side
channel**


Program 1

`mov ...; mov ...; mov ...; mov ...;`

BRANCH TARGET PREDICTIONS



CACHES



**Inject
prediction**

**Prime side
channel**


Program 1

`syscall`

BRANCH TARGET PREDICTIONS



CACHES



**Inject
prediction**

**Prime side
channel**

OS/kernel


OS/kernel (ring 0)


`jmp reg`


BRANCH TARGET PREDICTIONS







CACHES






















**Indirect Branch
Restricted Speculation
(IBRS)**

intel®



**COMPLETE AND
UTTER GARBAGE.**

**The interface is
mis-designed by
morons**

**oh for fsck
sake!**

intel®



enhanced Indirect
Branch Restricted
Speculation (eIBRS)

intel®



Love the vibe in
the room rn

Great meeting
everyone

Great job team

I think we
made some
real progress

eIBRS




- `asm("wrmsr" :: "c"(SPEC_CTRL), "a"(1), "d"(0));`

eIBRS



- `asm("wrmsr" :: "c"(SPEC_CTRL), "a"(1), "d"(0));`
- set and forget






*Prediction Mode
mismatch!*


BRANCH TARGET PREDICTIONS



Assessing eIBRS




Assessing eIBRS



Assessing eIBRS




- Is eIBRS secretly turned on by firmware?
- **Inconclusive:** Does it really fail because of eIBRS?



Assessing eIBRS




- Is eIBRS secretly turned on by firmware?
- **Inconclusive:** Does it really fail because of eIBRS?




Assessing eIBRS




- Is eIBRS secretly turned on by firmware?
- **Inconclusive:** Does it really fail because of eIBRS?




Alder Lake, Golden Cove



Alder Lake, Golden Cove




What is going on?





★ Strong signal

Weak signal



★ Strong signal



What could cause this?

Inject

Program 1

`jmp reg`

BRANCH TARGET PREDICTIONS




CACHES

Inject

Program 1



jmp reg




BRANCH TARGET PREDICTIONS



CACHES



Is it this easy?





Just turn it off.

★ Signal found!

⊘ No signal

IP based


History based




BHI_DIS_S


<

Let's build an attack!



- Local code execution
- Know kernel image





Analyze
Kernel

```
key->type->read(key, buffer, buflen);
```




```
call [rcx]
```

```
secret = *(uint8_t *) buffer;  
*(uint64_t *) (buflen + 8 * secret);
```




```
movzx edx, byte ptr [r12]  
mov    rbx, qword ptr [r13 + rdx*8]
```



Analyze
Kernel





Analyze
Kernel

Break
KASLR

Locate
Shared Mem

Locate
/etc/shadow

Leak
/etc/shadow




root:\$6\$




DEMO TIME!

What security boundaries are affected?




	IBPB Race	eIBRS Race
	✓	✓
	✓	



How do we fix it?

intel®




Microcode

What does it do?



Conclusion

- Race condition, undermining the long trusted eIBRS mitigation
- Spectre: a cat n' mouse game between offense/defense.
- We must assess “black box” mitigations.
 - Type confusions
 - Race conditions
 - Use of uninitialized `parch` buffers



comsec.ethz.ch/bprc